Static Communication Analysis for Hardware Design

Mads Rosendahl; Maja H. Kirkeby

doi:10.48550/arXiv.2505.20849

Static Communication Analysis for Hardware Design

Mads Rosendahl
, Maja H. Kirkeby^*

^*Corresponding author

Research output: Chapter in Book/Report/Conference proceeding › Article in proceedings › Research › peer-review

28 Downloads (Pure)

Abstract

Hardware acceleration of algorithms is an effective method for improving performance in high-demand computational tasks. However, developing hardware designs for such acceleration fundamentally differs from software development, as it requires a deep understanding of the highly parallel nature of the hardware architecture. In this paper, we present a framework for the static analysis of communication within datapath architectures designed for field-programmable gate arrays (FPGAs). Our framework aims to enhance hardware design and optimization by providing insights into communication patterns within the architecture, which are essential for ensuring efficient data handling.

Original language	English
Title of host publication	Proceedings 16th International Workshop on Programming Language Approaches to Concurrency and Communication-cEntric Software : Hamilton, Canada, 4th May 2025
Editors	Farzaneh Derakhshan, Jan Hoffmann
Number of pages	10
Publisher	EPTCS
Publication date	27 May 2025
Pages	34-43
DOIs	https://doi.org/10.48550/arXiv.2505.20849
Publication status	Published - 27 May 2025
Event	16th International Workshop on Programming Language Approaches to Concurrency and Communication-cEntric Software - Hamilton, Canada Duration: 4 May 2025 → 4 May 2025 Conference number: 16

Workshop

Workshop	16th International Workshop on Programming Language Approaches to Concurrency and Communication-cEntric Software
Number	16
Country/Territory	Canada
City	Hamilton
Period	04/05/2025 → 04/05/2025

Series	Electronic Proceedings in Theoretical Computer Science, EPTCS
Volume	420
ISSN	2075-2180

Keywords

Datapath architecture
Hardware description language
Static analysis

Access to Document

10.48550/arXiv.2505.20849Licence: CC BY

Static Communication Analysis for Hardware DesignFinal published version, 235 KBLicence: CC BY

https://cgi.cse.unsw.edu.au/~eptcs/paper.cgi?PLACES2025.4Licence: CC BY

Citation Styles

Rosendahl, Mads ; Kirkeby, Maja H. / Static Communication Analysis for Hardware Design. Proceedings 16th International Workshop on Programming Language Approaches to Concurrency and Communication-cEntric Software : Hamilton, Canada, 4th May 2025. editor / Farzaneh Derakhshan ; Jan Hoffmann. EPTCS, 2025. pp. 34-43 (Electronic Proceedings in Theoretical Computer Science, EPTCS, Vol. 420).

@inproceedings{2c0a882cf0ab442ebf065a6ebc44ea74,

title = "Static Communication Analysis for Hardware Design",

abstract = "Hardware acceleration of algorithms is an effective method for improving performance in high-demand computational tasks. However, developing hardware designs for such acceleration fundamentally differs from software development, as it requires a deep understanding of the highly parallel nature of the hardware architecture. In this paper, we present a framework for the static analysis of communication within datapath architectures designed for field-programmable gate arrays (FPGAs). Our framework aims to enhance hardware design and optimization by providing insights into communication patterns within the architecture, which are essential for ensuring efficient data handling.",

keywords = "Datapath architecture, Hardware description language, Static analysis, Datapath architecture, Hardware description language, Static analysis",

author = "Mads Rosendahl and Kirkeby, \{Maja H.\}",

year = "2025",

month = may,

day = "27",

doi = "10.48550/arXiv.2505.20849",

language = "English",

series = "Electronic Proceedings in Theoretical Computer Science, EPTCS",

publisher = "EPTCS",

pages = "34--43",

editor = "Farzaneh Derakhshan and Jan Hoffmann",

booktitle = "Proceedings 16th International Workshop on Programming Language Approaches to Concurrency and Communication-cEntric Software",

note = "16th International Workshop on<br/>Programming Language Approaches to Concurrency and Communication-cEntric Software , PLACES 2025 ; Conference date: 04-05-2025 Through 04-05-2025",

}

Rosendahl, M & Kirkeby, MH 2025, Static Communication Analysis for Hardware Design. in F Derakhshan & J Hoffmann (eds), Proceedings 16th International Workshop on Programming Language Approaches to Concurrency and Communication-cEntric Software : Hamilton, Canada, 4th May 2025. EPTCS, Electronic Proceedings in Theoretical Computer Science, EPTCS, vol. 420, pp. 34-43, 16th International Workshop on
Programming Language Approaches to Concurrency and Communication-cEntric Software , Hamilton, Canada, 04/05/2025. https://doi.org/10.48550/arXiv.2505.20849

Static Communication Analysis for Hardware Design. / Rosendahl, Mads ; Kirkeby, Maja H.
Proceedings 16th International Workshop on Programming Language Approaches to Concurrency and Communication-cEntric Software : Hamilton, Canada, 4th May 2025. ed. / Farzaneh Derakhshan; Jan Hoffmann. EPTCS, 2025. p. 34-43 (Electronic Proceedings in Theoretical Computer Science, EPTCS, Vol. 420).

Research output: Chapter in Book/Report/Conference proceeding › Article in proceedings › Research › peer-review

TY - GEN

T1 - Static Communication Analysis for Hardware Design

AU - Rosendahl, Mads

AU - Kirkeby, Maja H.

N1 - Conference code: 16

PY - 2025/5/27

Y1 - 2025/5/27

N2 - Hardware acceleration of algorithms is an effective method for improving performance in high-demand computational tasks. However, developing hardware designs for such acceleration fundamentally differs from software development, as it requires a deep understanding of the highly parallel nature of the hardware architecture. In this paper, we present a framework for the static analysis of communication within datapath architectures designed for field-programmable gate arrays (FPGAs). Our framework aims to enhance hardware design and optimization by providing insights into communication patterns within the architecture, which are essential for ensuring efficient data handling.

AB - Hardware acceleration of algorithms is an effective method for improving performance in high-demand computational tasks. However, developing hardware designs for such acceleration fundamentally differs from software development, as it requires a deep understanding of the highly parallel nature of the hardware architecture. In this paper, we present a framework for the static analysis of communication within datapath architectures designed for field-programmable gate arrays (FPGAs). Our framework aims to enhance hardware design and optimization by providing insights into communication patterns within the architecture, which are essential for ensuring efficient data handling.

KW - Datapath architecture

KW - Hardware description language

KW - Static analysis

KW - Datapath architecture

KW - Hardware description language

KW - Static analysis

U2 - 10.48550/arXiv.2505.20849

DO - 10.48550/arXiv.2505.20849

M3 - Article in proceedings

AN - SCOPUS:105007018986

T3 - Electronic Proceedings in Theoretical Computer Science, EPTCS

SP - 34

EP - 43

BT - Proceedings 16th International Workshop on Programming Language Approaches to Concurrency and Communication-cEntric Software

A2 - Derakhshan, Farzaneh

A2 - Hoffmann, Jan

PB - EPTCS

T2 - 16th International Workshop on<br/>Programming Language Approaches to Concurrency and Communication-cEntric Software

Y2 - 4 May 2025 through 4 May 2025

ER -

Rosendahl M , Kirkeby MH. Static Communication Analysis for Hardware Design. In Derakhshan F, Hoffmann J, editors, Proceedings 16th International Workshop on Programming Language Approaches to Concurrency and Communication-cEntric Software : Hamilton, Canada, 4th May 2025. EPTCS. 2025. p. 34-43. (Electronic Proceedings in Theoretical Computer Science, EPTCS, Vol. 420). doi: 10.48550/arXiv.2505.20849